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Abstract
Layered semiconductor molybdenum disulﬁde (MoS2) has recently emerged as a promising
material for ﬂexible electronic and optoelectronic devices because of its ﬁnite bandgap and high
degree of gate control. Here, we report a hydrogen ﬂuoride (HF) passivation technique for
improving the carrier mobility and interface quality of chemical vapor deposited monolayer
MoS2 on a SiO2/Si substrate. After passivation, the fabricated MoS2 back-gate transistors
demonstrate a more than double improvement in average electron mobility, a reduced gate
hysteresis gap of 3 V, and a low interface trapped charge density of ∼5.8×1011 cm−2. The
improvements are attributed to the satisﬁed interface dangling bonds, thus a reduction of
interface trap states and trapped charges. Surface x-ray photoelectron spectroscopy analysis and
ﬁrst-principles simulation were performed to verify the HF passivation effect. The results here
highlight the necessity of a MoS2/dielectric passivation strategy and provides a viable route for
enhancing the performance of MoS2 nano-electronic devices.
Supplementary material for this article is available online
Keywords: interface passivation, MoS2, hydrogen ﬂuoride, MoS2/oxide interface, mobility,
XPS, ﬁrst-principles calculation
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1. Introduction
With a sizable bandgap and a high degree of electrostatic gate
control, ultrathin two-dimensional transition metal dichalco-
genides (TMDs) have recently gained tremendous interest for
ﬂexible electronics and optoelectronics applications [1–3].
Molybdenum disulﬁde (MoS2), one of the most studied TMD
materials, has shown outstanding device performances such
as high on/off current ratios up to 108 [1, 2], a near-ideal
subthreshold swing of 60 mV/decade [2, 4], and good carrier
mobilities [5]. Previous studies have shown that the substrate
and superstrate dielectrics can affect the properties of MoS2,
especially its device performances [1, 3, 6, 7]. As an example,
the room temperature carrier mobility of chemical vapor
deposited (CVD) monolayer MoS2 ﬁeld effect transistors
(FETs) fabricated on SiO2/Si substrates has been found to be
in the range of 0.1–30 cm2 V−1 s−1 [8–10], and this value can
be remarkably improved through high-k dielectric encapsu-
lation [1, 7]. Coulomb scattering from the MoS2/SiO2 inter-
face charges has been proposed as the primary cause for the
low carrier mobility in unencapsulated devices and high-k
dielectric encapsulation can screen this charged impurity
scattering effectively [11]. Nevertheless, this determined
mobility value is still lower than the theoretically predicted
phonon-limited value [12], suggesting reduced level of
Coulomb scattering remains. On the other hand, gate hys-
teresis has been commonly observed in MoS2 FETs, which
causes instability in threshold voltage and channel con-
ductance [13–15]. Despite the origins of gate hysteresis vary
depending on the substrate environment, measurement con-
dition, or even MoS2 itself [13, 14], charge trapping at
MoS2/dielectric interface always plays an important role in
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the hysteretic behavior in MoS2 devices [15]. It was sug-
gested that chemical bonding present at the 2D semi-
conductor/dielectric interface accounts for the interface
charge trapping which causes gate hysteresis, although the 2D
material itself has an atomically smooth surface and lacks
dangling bonds [3]. In order to integrate MoS2 FETs into
future electronics, it is of great importance to improve the
electrical quality of the MoS2/dielectric interface to preserve
their intrinsic mobility as well as eliminate gate hysteresis.
In this work, we investigate MoS2/dielectric interface
properties and demonstrate improved device characteristics
via interface passivation. We choose MoS2/SiO2 interface as
our study system since this is widely used for MoS2 FETs.
CVD MoS2 was used to obtain large-area MoS2 monolayer as
well as to take advantage of standard photolithography over
e-beam lithography such as high throughput and low cost. A
hydrogen ﬂuoride (HF)-dipping treatment is used for SiO2
surface passivation prior to MoS2 growth. MoS2 back-gate
FET with HF-treatment passivation show a higher mobility μ
of ∼42.2 cm2 V−1 s−1 and improved MoS2/SiO2 interface
quality, with less hysteresis gap (ΔVT) of ∼3 V and interface
trapped charge density (Qit) of ∼5.8×10
11 cm−2, compared
to μ∼17.9 cm2 V−1 s−1, ΔVT∼8 V and Qit∼1.6×10
12
for device without passivation. The enhanced mobility and
suppressed gate hysteresis after HF passivation are attributed
to the reduced interface trapped charges due to satisﬁed
interface dangling bonds, which was further veriﬁed by x-ray
photoelectron spectroscopy (XPS) analysis and ﬁrst-princi-
ples calculation.
2. Experimental section
2.1. HF-treatment passivation
Our experiments started with two silicon substrates covered
by silicon oxide, one with HF-dipping treatment and the other
without. HF-dipping treatment was done by immerging the
sample into HF solution (KMG Electronic Chemicals, 10 ml
49% solution in 200 ml H2O) for 15 s at room temperature,
followed by DI water rinse and N2 blow dry. The oxide
thicknesses before and after HF dipping treatment are mea-
sured by ellipsometry to be 330 nm and 300 nm, respectively.
Monolayer MoS2 was then grown on both samples using the
CVD method reported in our previous work [16].
2.2. Device fabrication and characterization
After growth, the CVD monolayer MoS2 ﬁlms were pro-
cessed to fabricate back-gate FETs. The source and drain
electrodes were deﬁned by standard lithographic patterning,
followed by electron beam evaporation of 10/90 nm Ti/Au.
The heavily doped Si substrate was used as the global back-
gate electrode. Schematic illustration and optical image of a
typical device are shown in ﬁgures 1(a) and (b), respectively.
All electrical tests were carried out using an Agilent 4156C
precision semiconductor parameter analyzer in a dark ambient
setting at room temperature.
2.3. Density functional theory (DFT) calculations
The MoS2/SiO2 interface was theoretically characterized by
ﬁrst-principles simulation carried out at DFT level as imple-
mented by Vienna ab initio simulation package (VASP) [17].
Stishovite SiO2 (111) surface was chosen for its simple
structure. To reduce the lattice mismatch, an interface model
is created by placing a (3×3) MoS2 monolayer onto a
(2×2) nine atomic layers stoichiometric SiO2 (111) surface,
with three bottom layers ﬁxed at bulk position. A 15 Å thick
vacuum layer was inserted to decouple the adjacent atomic
slabs. Generalized gradient approximation with van der Waals
corrections (optimized Perdew–Burke–Ernzerhof–vdW) was
used to account for van der Waals interactions between MoS2
and SiO2 [18, 19]. The Brillouin-zone sampling was done by
the 3×3×1 Γ-centered Monkhorst−Pack scheme. All the
structures were relaxed using conjugate gradient method with
the convergence criterion of the force exerted on each atom
less than 0.01 eV Å−1. The converged energy criterion is
10−5 eV in the calculation of electronic properties.
3. Results and discussion
There have been previous reports of applying HF passivation
to SiO2 or high-k oxide to form an H-terminated surface
[20–25]. In this work, with HF-dipping treatment prior to the
MoS2 growth, the introduced H to the interface region would
presumably satisfy the SiO2 dangling bonds and cleave the
MoS2/SiO2 interface bonds. Hence, such treatment is
anticipated to reduce scattering from the interface charges and
improve the carrier mobility. The as-grown (without HF
treatment) and HF-treated monolayer MoS2 was characterized
by Raman scattering and photoluminescence, as shown in
ﬁgures 1(c) and (d). The observed frequency difference
between in-plane (E12g, ∼381.1 cm
−1) and out-of-plane (A1g,
∼401.6 cm−1) phonon modes in the Raman spectrum con-
forms that the deposited material is monolayer MoS2 [26]. For
the HF-treated sample, the E12g peak shows a stronger inten-
sity, probably due to better optical quality. The photo-
luminescence spectrum of as-grown MoS2 clearly shows the
well-known A (1.85 eV) and B (1.99 eV) excitonic absorption
peaks [27, 28], revealing the good uniformity and high optical
quality of our CVD monolayer MoS2 [29]. For the HF-treated
sample, the absorption A shows a higher intensity and slight
blue-shift in peak position, which again implies superior
optical quality.
The mobility enhancement by HF passivation was
investigated through electrical measurements of MoS2 back-
gate FETs. Figures 2(a) and (b) show the transfer and output
characteristics of CVD monolayer MoS2 back-gate FETs on
both with and without HF passivated SiO2/Si substrates. Both
devices exhibit typical n-type conduction behaviors, with an
on/off current ratio exceeding 106 on the HF passivated
substrate and 107 on the unpassivated substrate. Given the
thick gate oxide (300 nm) in our devices, the on/off current
ratio can be further improved in future studies through the
reduction of effective oxide thickness. We note that the
2
Semicond. Sci. Technol. 33 (2018) 045005 Y Hu et al
passivated device shows a higher off-state leakage. This could
be attributed to the increased electron doping concentration
after HF-passivation which we will discuss later [30, 31]. In
ﬁgure 2(b), the drain current shows linear dependence at low
drain-source voltage (0<Vds<2 V), indicating good ohmic
contact with the Ti electrode. As Vds increases, the drain
current starts to saturate in the high back-gate voltage (Vbg)
range while remaining linear at lower gate voltages. This can
be explained by source/drain contact resistance modulation
by gate voltage: at higher Vbg, the effective Ti/MoS2
Schottky barrier height reduces [4]; the contact resistance is
lowered and the drain current is limited by the intrinsic
channel resistance. In this case, the Ids–Vds curve shows a
typical transistor’s output feature; at lower Vbg, the effective
Schottky barrier height is relatively higher, resulting in larger
contact resistance and thus the drain current is limited by
Figure 1. (a) Schematic illustration of a monolayer MoS2 back-gate ﬁeld-effect transistor. (b) Optical microscope image of a typical MoS2
device. (c) Raman spectrum of monolayer MoS2 ﬁlm grown on the w/ and w/o HF-treated Si/SiO2 substrate measured at room temperature.
(d) Photoluminescence spectrum of monolayer MoS2 ﬁlm grown on the w/ and w/o HF-treated Si/SiO2 substrate measured at room
temperature. The laser wavelength for Raman and photoluminescence measurement is 514 nm.
Figure 2. (a) Room-temperature transfer characteristics of CVD monolayer MoS2 FET devices fabricated on w/ and w/o HF passivated
SiO2/Si substrate. (b) Room-temperature output characteristics of the two types of devices indicated in (a).
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source/drain contact resistance. In this case, the Ids–Vds curve
shows no sign of saturation and is more like a resistor’s I–V
curve. In addition, the HF passivated device shows more than
doubled drive current level (∼10−5 μA μm−1) than the
unpassivated device (∼4×10−6 μA μm−1), implying mobi-
lity improvement after HF passivation.
To investigate the channel-limited electrical performance
and the effect of HF passivation on the carrier mobility, we
estimate the back-gate dependence of conductivity σ for our
CVD monolayer MoS2 devices both without and with HF
passivation. The conductivity here is deﬁned as
σ=(L/W)×(Ids/Vds), where L and W are the channel
length and width of our devices, respectively. The ﬁeld-effect
mobility is then extracted from the σ versus Vbg curves in the
linear region by using the expression
μ=1/Cox×(dσ/dVbg), where Cox is the back-gate capaci-
tance per unit area. The values of Cox are 11.5 nF cm
−2 and
10.5 nF cm−2 for passivated and unpassivated devices,
respectively, by taking into account the reduced oxide
thickness in HF etching. Figure 3(a) shows the back-gate
voltage dependence of the room-temperature conductivity for
two representative MoS2 devices. The mobility of the MoS2
device with HF passivation (∼42.2 cm2 V−1 s−1) has almost
been doubled than that without HF passivation
(∼17.9 cm2 V−1 s−1). Though the value is still lower than that
of mechanical exfoliation monolayer MoS2 on SiO2 substrate
[1] or bulk MoS2 [7], it is considerably larger than that of
most reported CVD monolayer MoS2 [8–10].
To reduce any possible device-to-device variations, we
statistically measured 10 MoS2 devices with HF passivation
and 17 MoS2 devices without HF passivation. Figure 3(b)
shows the room-temperature ﬁeld-effect mobility for all
measured MoS2 FETs devices with varied channel lengths
and widths. The MoS2 devices without HF passivation exhibit
an average mobility value of ∼13.9 cm2 V−1 s−1 with slight
ﬂuctuation. In contrast, the room-temperature mobilities of all
10 MoS2 devices with HF passivation range from ∼16.4 to
∼48.1 cm2 V−1 s−1, showing an average value of
30.9 cm2 V−1 s−1. This remarkable mobility enhancement
after HF passivation suggests that the room-temperature
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Figure 3. (a) Back-gate voltage dependence of the room-temperature conductivity for CVD monolayer MoS2 FETs fabricated on SiO2 with
and without HF passivation. (b) Statistics of mobility extracted from σ versus Vbg curves in the linear region for MoS2 FETs without (17
devices) and with (10 devices) HF passivation. (c), (d) AFM images of SiO2 with and without HF-dipping treatment, respectively.
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carrier mobility for CVD monolayer MoS2 on SiO2 substrate
is largely limited by the MoS2/SiO2 interface.
To understand the MoS2/substrate interface dependent
carrier mobility in our MoS2 devices, we consider various
mobility-limiting scattering mechanisms as formulated by
Matthiessen’s rule [32]
m m m m= + + ( )
1 1 1 1
, 1
ph cl sr
where μph, μcl, μsr represent the motilities limited by phonon
scattering, Coulomb scattering, and surface roughness scat-
tering, respectively. Here we assume other contributions such
as electron–electron scattering to be minor and thus negli-
gible. The mobility limited by intrinsic phonon scattering and
surface phonon scattering is expected to be comparable for
MoS2 FETs with and without HF passivation given that all
monolayer MoS2 ﬁlms are synthesized by CVD using the
same setup and that all devices are electrically characterized
under same condition. Then we consider the effects of surface
roughness scattering on the mobility. Figures 3(c) and (d)
show AFM images of the SiO2 surface with and without HF
passivation. The obtained comparable root mean square
values rule out surface roughness scattering as a cause for the
difference in carrier mobility. Therefore, we can safely
deduce that the mobility enhancement in MoS2 devices on
SiO2 with HF passivation is likely due to the reduced inter-
face Coulomb scattering.
At the surface of SiO2 where atoms are missing, Si–O
bonds abruptly terminate and dangling bonds take over,
forming interface charges and traps at MoS2/SiO2 interface
[15]. These charges present at the interface have been gen-
erally considered as the root cause for low room-temperature
mobilities in MoS2 devices [5, 11]. Radisavljevic et al have
recently shown that a high-k top-gate dielectric can sig-
niﬁcantly enhance the MoS2 channel mobility via screening
Coulomb scattering from MoS2/SiO2 interfacial charged
impurities. Nevertheless, the reported mobility for their MoS2
FETs is still lower than the theoretically predicted phonon-
limited value, suggesting Coulomb scattering still exists and
that high-k dielectric alone cannot completely suppress the
charged-impurity scattering from the interface charges.
Indeed, signiﬁcant mobility improvement was also observed
in PMMA-supported MoS2 FETs when the device surface
was covered by an extra top layer of PMMA, while such
effect is absent for SiO2-supported MoS2 devices [3]. This
implies a dominance of Coulomb scattering at the MoS2/SiO2
interface due to chemical bonding which cannot completely
be screened by dielectric capping layer.
To directly demonstrate the reduced interface Coulomb
scattering is the origin of the mobility improvement for our
MoS2 devices on SiO2 with HF passivation, we have sys-
tematically examined the nature of scattering of carriers by
analyzing the electrical characteristics of our MoS2 FETs. To
correlate conductivity with Coulomb scattering, for single-
layer MoS2 which represents two-dimensional electron sys-
tems, we have [11, 33, 34]
s µ a ( )n , 2
where n is the electron density as formulated by
n=ε0εr(Vbg−Vt)/tox, 1α2 is a parameter reﬂecting
the screening of Coulomb scattering. For screened Coulomb
impurity scattering, σ∝n; for bare impurity Coulomb scat-
tering, σ∝n2. In ﬁgure 4 we show the double logarithmic
curve of Ids (∝σ) versus (Vbg−Vt) (∝n) at room temperature
for our MoS2 FETs with and without HF passivation. In the
MoS2 device without HF passivation, we ﬁnd α∼1.88
approaching 2, indicating the charged-impurity scattering
nearly the dominant mechanism. While for the HF passivated
one, α is ∼1.48, implying less charged-impurity scattering
effect on electrons. More measurements (see ﬁgure S1 is
available online at stacks.iop.org/SST/33/045005/mmedia
in supporting information) show an average value of
α∼1.87 for the unpassivated devices and α∼1.55 for the
passivated devices. This directly links the HF passivation to
reduced interface Coulomb scattering and thereby enhance-
ments in carrier mobility. Note that α does not approach 1
suggests that Coulomb scattering originating from
MoS2/SiO2 interface has not been eliminated and still
degraded the channel mobility.
In addition to acting as Coulomb scatters, interface
dangling bonds are also directly linked to interface trap states
and therefore trapped charges [35]. The induced electrically
active interface traps lead to degradation of device perfor-
mance such as channel mobility reduction, threshold voltage
instability, or leakage current [36]. We have further studied
the impact of the HF treatment on the hysteresis in transfer
characteristics. The hysteresis gap ΔVT, deﬁned as the dif-
ference of threshold voltages in forward and backward Vbg
sweeps [37], is extracted in ﬁgure 5(a). It can be seen that the
threshold voltage moves to the positive side in both two
devices with backward sweeps, leading to a hysteresis gap of
∼3 V for passivated device while a relatively larger hysteresis
gap of ∼8 V for the unpassivated device. Statistical mea-
surements (see ﬁgure S2 in supporting information) show an
Figure 4. Variation of σ versus ΔVbg for MoS2 devices with and
without HF passivation.
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averageΔVT of ∼4 V for the passivated devices and ∼7 V for
the unpassivated ones. Generally, charge transfer between
MoS2 channel and surface adsorbents such as water and
oxygen [14], charge trapping and detrapping at the
MoS2/SiO2 interface [15], and charge polarization/redis-
tribution due to the presence of sulfur vacancy [13] have been
identiﬁed as three possible causes for hysteresis in MoS2
FETs. However, considering the same material growth con-
dition, devices fabrication process, and electrical character-
ization settings, charge trapping and detrapping at the
MoS2/SiO2 interface is the most likely reason for the ΔVT
difference in our case. In fact, interface trapped charges has
been studied for a long time to explain the hysteresis behavior
in other novel low-dimensional semiconductor structures, like
CNT [38, 39], ZnO nanowire [40], and graphene FETs
[41, 42]. The less hysteresis gap in HF-passivated MoS2 FETs
here suggests reduced interface trapped charges due to the
interface dangling bonds satisfaction.
We have extracted the MoS2/SiO2 interface trapped
charge density using the C–V method [42]. Figure 5(b) pre-
sent the room-temperature C–V characteristics measured on
the two kinds of MoS2 FETs at 200 Hz, respectively. The
measurements were performed at 1 V s−1 sweep rate, scan-
ning in both forward and backward directions. Both two
samples show a positive ﬂat-band voltage shift (ΔVFB) when
the sweep direction is reversed, resulting a hysteresis window
of ∼8 V for the passivated device and ∼24 V for the unpas-
sivated device. A larger ΔVFB indicates more interface trap-
ped charges. The corresponding interface trapped charge
density is quantiﬁed using the following equation [43]:
= D ( )N C V
q
, 3it
ox FB
where Nit is the number of charges trapped per unit area and
q=1.6×10−19 C is the elementary charge. The estimated
interface charge density is about ∼5.8×1011 cm−2 for HF-
passivated device and 1.6×1012 cm−2 for unpassivated
device. These values are lower than those of most three-
dimensional (3D) semiconductors and very close to other 2D
materials like graphene [44, 45].
To verify the effect of HF treatment on the interface
passivation, XPS surface analysis was performed. Figure 6
shows the high-resolution S 2p spectrum without and with HF
treatment. After HF treatment, the S 2p peaks intensify while
the position of their maxima shift towards lower values.
Speciﬁcally, S 2p3/2 shifts from 162.8 to 162.5 eV and S
2p1/2 shifts from 163.9 to 163.7 eV. We should mention that
we have repeated three XPS experiments independently and
all of them show similar shift trend, which excludes the
possibility of substrate charging causing the spectrum shift.
The downshift of the peaks is directly attributed to the
reduced interface charge transfer, i.e., reduced electrons
transfer from sulfur to oxygen atoms after HF treatment. As
discussed before, the MoS2/SiO2 interface dangling bonds
cause S–O bonding and thus oxidation of sulfur, and H-atom
passivation could weaken this bonding and lead to S less
oxidized. The red shift is a direct indication of a reduced
interface interaction due to HF treatment, in agreement with
previous studies of SiO2/MoS2 interface by DFT [46].
Figure 5. Hysteresis behavior of MoS2 back-gate FETs with and without HF and with HF passivation. The inset shows the corresponding
curve in log scale. (b) Hysteretic behavior of C–V curves for MoS2 FET with and without HF passivation.
Figure 6. XPS surface analysis of S 2p1/2 and 2p3/2 in MoS2 w/o
and w/HF treatment with binding energy peaks.
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First-principles simulation was performed to further
understand the interface interaction and passivation mech-
anism. The simulation was conducted by DFT as imple-
mented by VASP [17]. Figures 7(a) and (c) depicts side view
schematics of unpassivated and H-passivated MoS2/SiO2
interface, respectively. After geometry optimization, for the
unpassivated system, the equilibrium distance between the
monolayer MoS2 and the top of the SiO2 (111) surface is
1.60 Å. This small distance suggests strong electron orbital
coupling between sulfur and oxygen atoms. Interestingly, the
interface gap was found to increase to 2.60 Å after H passi-
vation, implying a weaker interaction. To further shed light on
the interface bonding, electron transfer between MoS2 and
SiO2 was analyzed through 3D charge density difference
Δρ=ρ(MoS2/SiO2)−ρ(SiO2)−ρ(MoS2), where
ρ(MoS2/SiO2), ρ(SiO2), ρ(MoS2) are the charge densities of
the MoS2/SiO2 system, isolated SiO2 (111) surface, and free
standing monolayer MoS2 in the same conﬁguration,
respectively. For the unpassivated system, obvious interfacial
electron transfer at the interface can be observed while it
becomes inconspicuous for the H-passivated system.
Figures 7(b) and (d) plots the planar averaged charge density
difference along the direction perpendicular to the SiO2 (111)
surface, which offers quantitative results of charge redis-
tribution. The positive values represent electron accumula-
tion, and negative values indicate electron depletion. It is
clear that at the unpassivated interface electrons are accu-
mulated around the O atoms and depleted around the S atoms,
showing the electrons transfer from sulfur to oxygen while at
the H-passivated interface, the amount of electron transfer
becomes negligible. Further charge analysis based on the
Bader method [47] reveals that on average, 0.079 electrons
transfer from each S atom to O for the unpassivated interface
and 0.005 electrons for the passivated interface.
Our passivation method could be potentially extended to
other low-dimensional semiconductor/oxide system such as
other TMDs [48, 49], CNT [38, 39], and graphene [41, 42].
Until now, for most of research studies, these low-dimen-
sional semiconductors are either SiO2-supported or high-k-
covered. The electrical performances of corresponding tran-
sistors are more or less degraded by the low-dimensional
semiconductor/dielectric interface due to the dielectric sur-
face dangling bonds. As a matter of fact, many researchers
have reported that CNT and graphene based transistors suffer
from mobility degradation and gate hysteresis because of the
semiconductor/dielectric interface trapped charges
[38, 41, 50]. Our results show that a H-terminated oxide
surface could be beneﬁcial for achieving high-performance
low-dimensional nano-electronic devices.
4. Conclusion
In conclusion, we have demonstrated that carrier mobility and
MoS2/SiO2 interface electrical quality can be improved via
interface passivation by HF-dipping treatment of the SiO2/Si
substrate. Speciﬁcally, the mobility of MoS2 FETs after HF
passivation was found to increase from ∼17.9 to
∼42.2 cm2 V−1 s−1, with the hysteresis gap reduced from 8 to
3 V and the interface trapped charge density decreased from
1.6×1012 to 5.8×1011 cm−2 eV−1. The enhanced mobility
and suppressed gate hysteresis are attributed to the reduced
interface trapped charges due to the satisﬁed interface dan-
gling bonds. The HF passivation effect is also veriﬁed by
surface XPS analysis and ﬁrst-principles simulation, which
shows less interface bonding after HF treatment. Our work
shows that a proper MoS2/dielectric interface passivation is
critical for further improving the performance of MoS2
devices.
Figure 7. (a) Three-dimensional charge density difference for unpassivated MoS2/SiO2 interface. The yellow and green regions represent
charge accumulation and depletion, respectively; the isosurface value is 0.05 e Å−3. Obviously, the electron transferring occurs between
MoS2 and SiO2. (b) The proﬁle of the planar averaged charge density difference for MoS2/SiO2 interface as a function of position in the
vertical direction. (c) Three-dimensional charge density difference for H-passivated MoS2/SiO2 interface (denoted as MoS2/H–SiO2); the
isosurface value is 0.01 e Å−3. (d) The proﬁle of the planar averaged charge density difference for MoS2/H–SiO2 interface.
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